# Enabling Scale-Up, Scale-Out, and Scale-Deep for Big Data

### **Dr. Jeremy Kepner**

Jan 2017



This material is based upon work supported by the Assistant Secretary of Defense for Research and Engineering under Air Force Contract No. FA8721-05-C-0002 and/or FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Assistant Secretary of Defense for Research and Engineering.

Delivered to the U.S. Government with Unlimited Rights, as defined in DFARS Part 252.227-7013 or 7014 (Feb 2014). Notwithstanding any copyright notice, U.S. Government rights in this work are defined by DFARS 252.227-7013 or DFARS 252.227-7014 as detailed above. Use of this work other than as specifically authorized by the U.S. Government may violate any copyrights that exist in this work.

© 2016 Massachusetts Institute of Technology.





- Approach
- Future
- Summary



#### <u>Volume</u>

Challenge: Scale of data beyond what current approaches can handle

**Velocity** 

Challenge: Rate of data beyond what current approaches can handle

#### <u>Variety</u>

Challenge: Diversity of data beyond what current approaches can handle

# **Big Data Hardware Solutions**

## Volume

- Challenge: Scale of data beyond what current approaches can handle
- Hardware Solution: Scale-out, more servers per data center (hyperscale)

### **Velocity**

- Challenge: Rate of data beyond what current approaches can handle
- Hardware Solution: Scale-up, more transistors per server (accelerators)

### Variety

- Challenge: Diversity of data beyond what current approaches can handle
- Hardware Solution: Scale-deep, more customizable processors (FPGAs, ...)











- Deliver database capabilities to a much broader set of data
  - Sorting, indexing, search, ..., for all data
  - Provide declarative, mathematically rigorous interfaces that enable hardware scale-out
- Integrate computational capabilities into a much broader set of databases
  - Graph processing, matrix mathematics, machine learning, ..., inside the database
  - Provide declarative, mathematically rigorous interfaces that enable hardware scale-up
- BigDAWG interface to allow diverse data to move seamlessly across databases
  - SQL, NoSQL, NewSQL, ..., in the same application
  - Provide declarative, mathematically rigorous interfaces that enable hardware scale-deep

### "Bring the power of databases to all data." –Jim Held (Intel Fellow)



Introduction



- Future
- Summary



## **Modern Database Paradigm Shifts**





# **Declarative, Mathematically Rigorous Interfaces**



Associative Array Algebra Provides a Unified Mathematics for SQL, NoSQL, NewSQL

 $\mathbf{A} = \mathbb{S}^{\mathrm{NxM}}(\mathbf{k}_1, \mathbf{k}_2, \mathbf{v}, \oplus) \qquad (\mathbf{k}_1, \mathbf{k}_2, \mathbf{v}) = \mathbf{A} \qquad \mathbf{C} = \mathbf{A}^{\mathsf{T}} \qquad \mathbf{C} = \mathbf{A} \oplus \mathbf{B} \qquad \mathbf{C} = \mathbf{A} \otimes \mathbf{C} \qquad \mathbf{C} = \mathbf{A} \ \mathbf{B} = \mathbf{A} \oplus . \otimes \mathbf{B}$ 

**Operations in All Representations are Equivalent** 



#### **Mission Drivers**

High performance data analysis: machine learning, graph analytics, sequence analysis, ... Physical systems modeling: robotic vehicles, electronic devices, ...







n





Slide - 11 D4M and Large Array Databases for Management and Analysis of Large Biomedical Imaging Data, Samsi et al., NEDB 2016

MIT LINCOLN LABORATORY SUPERCOMPUTING CENTER





Achieving 100,000,000 database inserts per second using Accumulo and D4M, IEEE HPEC 2014

MIT LINCOLN LABORATORY SUPERCOMPUTING CENTER





Novel Graph Processor Architecture, Prototype System, and Results, Song, et al., IEEE HPEC 2016

MIT LINCOLN LABORATORY SUPERCOMPUTING CENTER



- Introduction
- Approach
- → Future
  - Summary



# Challenge: New OS for a New Era of Computers



**Computing Past** Serial Local Homogeneous Deterministic **OS Managed Processes** Memory Files Communications Security

**Computing Present Massively Parallel** Distributed Heterogeneous **Non-Deterministic User Managed Processes** Memory Files Communications Security







### **Potential Organizing Principles**

- Faster, simpler, easier-to-use, provides the data to know what happened when
- Database, data analysis, machine learning are first order operations
- OS designed to analyze itself
- Graduate Unix's "everything is a file" philosophy to "everything is a table"
- Rigorously defined mathematical interfaces and properties



# Books



Based on strong collaborations with MIT faculty, researchers, and students: Parallel Matlab (Prof. Edelman), Graph Algorithms (Prof. Gilbert), Big Data (Profs. Madden & Stonebraker)

# **IEEE-HPEC.org**



 Home
 Organizers
 Call for Papers
 Submit A Paper
 Submit A Demo
 Venue
 Past & Future Conferences

#### Need to Know!

#### Call for Papers 2017

Submission Deadline: May 19, 2017

GraphChallenge (coming soon)

# Welcome to HPEC 2017

#### 2016 Sponsors

Platinum Co-Sponsors



HPEC is the largest computing conference in New England and is the premier conference in the world on the convergence of High Performance and Embedded Computing. We are passionate about performance. Our community is interested in computing hardware, software, systems and applications where performance matters. We welcome experts and people who are new to the field.

## <u>Volume</u>

- Challenge: Scale of data beyond what current approaches can handle
- Hardware Solution: Scale-out, more servers per data center (hyperscale)

### <u>Velocity</u>

- Challenge: Rate of data beyond what current approaches can handle
- Hardware Solution: Scale-up, more transistors per server (accelerators)

### <u>Variety</u>

- Challenge: Diversity of data beyond what current approaches can handle
- Hardware Solution: Scale-deep, more customizable processors (FPGAs, ...)

Requires mathematically rigorous approaches to insulate users from scaling









